



INVESTOR IN PEOPLE

Application No: GB 0328301.7  
 Claims searched: 1 to 8

Examiner: John Donaldson  
 Date of search: 31 March 2004

## Patents Act 1977 : Search Report under Section 17

### Documents considered to be relevant:

Category	Relevant to claims	Identity of document and passage or figure of particular relevance
A	-	GB 2388724 A (WOLFSON), see abstract

### Categories:

X Document indicating lack of novelty or inventive step	A Document indicating technological background and/or state of the art.
Y Document indicating lack of inventive step if combined with one or more other documents of same category.	P Document published on or after the declared priority date but before the filing date of this invention.
& Member of the same patent family	E Patent document published on or after, but with priority date earlier than, the filing date of this application.

### Field of Search:

Search of GB, EP, WO & US patent documents classified in the following areas of the UKC<sup>w</sup>:

H3H

Worldwide search of patent documents classified in the following areas of the IPC<sup>7</sup>:

H03M

The following online and other databases have been used in the preparation of this search report:

WPI, EPODOC, JAPIO

# (12) UK Patent Application (19) GB (11) 2 388 724 (13) A

(43) Date of A Publication 19.11.2003

(21) Application No: 0211238.1

(22) Date of Filing: 16.05.2002

(71) Applicant(s):  
Wolfson Microelectronics Limited  
(Incorporated in the United Kingdom)  
20 Bernard Terrace, EDINBURGH,  
EH8 9NX, United Kingdom

(72) Inventor(s):  
John Laurence Pennock

(74) Agent and/or Address for Service:  
Marks & Clerk  
57-60 Lincoln's Inn Fields, LONDON,  
WC2A 3LS, United Kingdom

(51) INT CL<sup>7</sup>:  
H03M 3/00 // H03M 1/80

(52) UK CL (Edition V):  
H3H HAH

(56) Documents Cited:  
US 5467089 A US 4468654 A

(58) Field of Search:  
UK CL (Edition V) H3H  
INT CL<sup>7</sup> H03M  
Other: ONLINE: WPI, EPODOC, JAPIO

(54) Abstract Title: Digital to analogue converter circuits

(57) This invention is concerned with digital-to-analogue converters and more particularly relates to techniques for reducing signal dependent loading of reference voltage sources.

A switched capacitor digital-to-analogue converter (DAC) 400 comprises an active circuit (102) with a feedback element. The feedback element comprises a feedback capacitor (104), a second capacitor (106) and switches (402, 110) to connect the second capacitor to one of first 112 and second 114 reference sources to store charge on the second capacitor and to connect the second capacitor in parallel with the feedback capacitor to share said stored charge with the feedback capacitor. The switch is further configured to connect the second capacitor to a substantially signal-independent reference 404, prior to connection of the second capacitor to said one of said first and second references. Connecting the second capacitor to a substantially signal-independent reference source prior to the selected first or second reference gives a linear signal-dependent loading of the first and second reference sources. Connecting two such circuits with anti-phase signals then causes these linear dependences to cancel, giving a substantially signal-independent loading of these reference sources.




Figure 4

GB 2 388 724 A




Figure 1  
(Prior Art)




Figure 2  
(Prior Art)



**Figure 3**  
**(Prior Art)**






Figure 6






Figure 8

800







Figure 9

900



### Figure 10




Figure 11

1100

## DIGITAL-TO-ANALOGUE CONVERTER CIRCUITS

This invention is generally concerned with digital-to-analogue converters and more particularly relates to techniques for reducing signal dependent loading of reference voltage sources used by these converters.

Digital-analogue conversion based on converting a delta-sigma digital representation of a signal into an analogue waveform is now a commonplace technique. In a simple delta-sigma digital-to-analogue converter a string of pulses is generated, with a pulse density dependent upon the digital value to be converted, and low-pass filtered. The technique is prevalent in many high-volume application areas, for example digital audio, where several channels of high quality relatively low frequency (audio frequency) signals are required. High quality in this context typically implies  $-100\text{dB}$  THD (Total Harmonic Distortion) and  $100\text{dB}$  SNR (Signal to Noise Ratio). However, in such high-volume markets manufacturing cost is also very important.

In general, a digital-to-analogue converter requires positive and negative reference voltages to define the amplitude of the output signal. A digital-to-analogue converter draws some current from these reference voltage ports, and this current will generally be signal dependent.

These reference voltages are typically generated from a source of low but non-zero output impedance, for example by a power supply or buffer with a decoupling capacitor. The source will have a finite ESR (Equivalent Series Resistance), and there will be additional resistance between the source, the decoupling and the device due to the effects of resistive PCB tracking, package lead resistance, and bond wire resistance.

The result is that any signal-dependent current drawn by the DAC from the references causes a signal-dependent voltage ripple to appear on the reference voltages actually applied to the DAC. Since the DAC output signal is proportional to the reference

voltage, this multiplies the ideal digital-to-analogue converter output by this ripple. The consequent modulation of the output signal is apparent as signal distortion, for example, generating harmonic distortion components with a sine wave signal.

Furthermore in a stereo or multi-channel system it is often uneconomic to supply a digital-to-analogue converter for each channel with a separate voltage reference supply, or even separate decoupling, PCB traces, or integrated circuit pins. In these situations the reference ripple caused by one channel's DAC can appear on the reference voltage for other DACs, modulating the outputs of these other DACs as well as its own output.

This invention described herein is directed to digital-to-analogue converter circuits intended to reduce or eliminate signal dependent reference currents. A digital-to-analogue converter design for which the reference currents are substantially independent of output signal should be capable of lower distortion for a given source impedance. Alternatively, for a given acceptable level of performance, the digital-to-analogue converter should be more tolerant of source impedance, so allowing a design engineer to reduce costs by specifying fewer or cheaper, lower quality external components.

Many delta-sigma digital-to-analogue converters use switched-capacitor techniques. Figure 1 shows an example of a simple switched-capacitor DAC 100 suitable for use in a delta-sigma DAC system.

An operational amplifier 102 has a non-inverting input connected to a constant voltage  $V_{mid}$  118, typically ground. Operational amplifier 102 has an output 120 providing an output voltage  $V_{out}$  and a feedback capacitor  $C_f$  104 is connected between the output and an inverting input of the operational amplifier. A second capacitor  $C_2$  106 is switchably connected across feedback capacitor 104 by means of switches 108 and 110. Switch 108 allows one plate of capacitor 106 to be connected either to  $C_f$  104 or to a positive reference voltage  $V_P$  112 or a negative reference voltage  $V_N$  114. Switch 110 allows the other plate of capacitor 106 to be connected either to feedback capacitor 104 or to a second constant voltage,  $V_{mid2}$  116.

In operation switches 108 and 110 are controlled by a clock generator (not shown in Figure 1) providing two clock phases  $\Phi_{11}$  200 and  $\Phi_{12}$  202, as shown in Figure 2. Each of these clock signals comprises a charge phase 204 during which capacitor C2 106 is charged and a dump phase 206 during which the charge on capacitor C2 106 is shared with or dumped to the feedback capacitor  $C_f$  104. As can be seen from Figure 2  $\Phi_{11}$  200 controls the charging phase and  $\Phi_{12}$  202 controls the dump phase.

In more detail, during the charging phase  $\Phi_{11}$  (200, 204) capacitor C2 is charged, with  $V_{mid2}$  (generally the same voltage as  $V_{mid}$ ) applied to one terminal and  $V_P$  or  $V_N$  applied to the other terminal. Typically values of  $V_P$  112 and  $V_N$  114 are +3V and -3V respectively, with respect to  $V_{mid}$  118. The choice of  $V_P$  or  $V_N$  for any particular cycle is defined by a digital delta-sigma signal applied to switch 108 during this charging phase  $\Phi_{11}$ . During the dump phase,  $\Phi_{12}$  (202, 206), C2 is disconnected from  $V_P$ ,  $V_N$  and  $V_{mid2}$  and connected in parallel with the op amp feedback capacitor  $C_f$  104.

Typically C2 106 is much smaller than the op amp feedback capacitor  $C_f$  104. The left-hand side of C2 is switched between a voltage equal to  $V_{mid}$  118 (since the inverting terminal of op amp 102 is a virtual earth, that is it is at substantially the same voltage as the non-inverting terminal) and  $V_{mid2}$ . Assume for simplicity that as usual  $V_{mid2} = V_{mid}$ . Then if  $V_P$  rather than  $V_N$  is applied to the other end of C2 during  $\Phi_{11}$  200 for many consecutive clock cycles, the output  $V_{out}$  120 will converge to equal  $V_P$  112, to achieve a steady state in which both the left-hand side and the right-hand side of C2 106 are switched between equal voltages each cycle. Similarly if  $V_N$  114 is applied each cycle,  $V_{out}$  will converge to  $V_N$  114. If  $V_P$  and  $V_N$  are each applied half the time, the output 120 will be the average of  $V_P$  and  $V_N$ . In general for a  $V_P:V_N$  duty cycle of  $m:(1-m)$ , the steady-state output will be given by  $V_{out} = m * V_P + (1-m)*V_N$ . In this context "duty cycle" should be understood as the fraction, proportion or ratio of the number of connections to  $V_P$  to the number of connections to  $V_N$ , for example measured in clock cycles.

The duty cycle is controlled by a digital delta-sigma signal to alternately connect C2 106 to  $V_P$  and  $V_N$  to provide the required output voltage 120. This output voltage 120 will vary from  $V_P$  to  $V_N$  according to the duty cycle applied. Thus, in effect, the DAC

circuit may be considered as having a gain from the voltages (112 and 114) applied to the switched capacitor to the output 102 defined by  $(V_{out,max} - V_{out,min})/(V_P - V_N)$  of substantially unity. The skilled person will recognise that the gain of circuit 100 may be adjusted, for example, by connecting a voltage divider to output 120 and taking the voltage for capacitor  $C_f$  104 from a tap point on this divider, for example to provide a gain of 2. However typically the circuit will have a relatively low gain, for example less than 10 and more typically less than 3. This also applies to the DAC circuits which are described later.

The applicant has recognised that the above-described prior art DAC circuit suffers from a problem associated with signal-dependent loading of reference voltage sources for voltages  $V_P$  112 and  $V_N$  114. The effects of signal-dependent loading of reference voltage supplies are known in the context of other circuits, but it has not previously been recognised that switched capacitor DAC circuits of the type shown in Figure 1, in which a charge-sharing capacitor connected in parallel with a feedback capacitor is alternately connected to both positive and negative reference voltage sources, can also suffer from this problem. Thus, for example, US 5,790,064 is concerned with mitigating the effects of signal-dependant reference source loading for a switched capacitor integrator, which has theoretically infinite gain at dc and which does not operate on the principle of charge sharing, instead dumping charge into an input of an operational amplifier which in turn drives an integration capacitor. Other switched capacitor integrators are described in US 5,703,589 and FR 2,666,708. The integrators of these prior art circuits all form part of analogue-to-digital converter circuits and are not intended or suitable for use as high quality digital-to-analogue converters.

Background prior art can be found in US 4,896,156, US 4,994,805, EP 0 450 951 (and US 5,148,167), US 6,081,218, US 6,337,647, EP 1 130 784 and in IEEE Solid State Circuit Conference (ISSCC) 2000 paper "A 120dB Multi-bit SC Audio DAC with Second Order Noise Shaping", J Rhode, Xue-Mei Gong et al., pages 344-5.

The manner in which signal-dependent reference source loading arises in the DAC circuit of Figure 1 can be seen by considering the charge taken from  $V_P$  and  $V_N$  averaged over many cycles. For the above  $m : (1-m)$  duty cycle, and assuming for

simplicity that  $C2 \ll C_f$ , so that cycle-by-cycle ripple on  $V_{out}$  is small, for  $V_P$  this is given by:

$$\begin{aligned} & m * (V_P - V_{out}) * C2 \\ &= m * (V_P - (m * V_P + (1-m) * V_N)) * C2 \\ &= m * (1-m) * (V_P - V_N) * C2 \end{aligned}$$

This has a parabolic dependence on  $m$ , with zeros at  $m=0$  and  $m=1$ , and a maximum of  $0.25 * (V_P - V_N) * C2$  at  $m=0.5$ .  $V_N$  shows a similar dependence.

Figure 3 shows a digital-to-analogue converter 300 with a differential voltage output 120a, b, based upon the circuit of Figure 1. As can be seen from inspection of Figure 3, the differential DAC 300 comprises two similar but mirrored circuits 100a, 100b, each corresponding to DAC 100. The positive differential signal processing circuit portion 100a generates a positive output  $V_{out}^+$  120a and the negative differential signal processing portion 100b generates a negative voltage output  $V_{out}^-$  120b. Likewise the positive circuit portion 100a is coupled to first reference voltage supplies  $V_P^+$  112a and  $V_N^+$  114a and the negative circuit portion 100b is coupled to second reference voltage supplies  $V_P^-$  112b and  $V_N^-$  114b.

Preferably  $V_P^+$  112a and  $V_P^-$  112b are supplied from a common positive reference voltage source and  $V_N^+$  114a and  $V_N^-$  114b are supplied from a common negative reference voltage source. Thus preferably  $V_P^+$  and  $V_P^-$  are at the same voltage and the  $V_N^+$  and the  $V_N^-$  are at the same voltage. As can be seen  $C2^+$  106a is switched to references  $V_P^+$  112a and  $V_N^+$  114a and  $C2^-$  106b is switched to references  $V_P^-$  112b and  $V_N^-$  114b. Voltages  $V_{mid2}^+$  116a and  $V_{mid2}^-$  116b preferably have the same value, preferably the value of  $V_{mid}$  118, typically ground. Preferably feedback capacitors 104a, b and switched capacitors 106a, b have the same value and op amps 102a and 102b are matched. Op amps 102a, b may comprise a single differential-input, differential-output op amp. These same comments also apply to the later described differential DAC circuits.

Continuing to refer to Figure 3, in operation, whenever  $V_P^+$  is chosen to charge  $C2^+$   $V_N^-$  is selected to charge  $C2^-$ . Thus by symmetry one can write  $V_{out}^- = m * V_N^- + (1-m) * V_P^-$ .



(When  $m=0.5$ ,  $V_{out}^+ = V_{out}^- = (V_P + V_N)/2$ . As  $m$  varies  $V_{out}^+$  and  $V_{out}^-$  will swing in equal amplitude but opposite polarities about this common-mode voltage.)

The average charge taken from  $V_P^+$  will be as above:

$$\begin{aligned} & m * (V_P^+ - V_{out}^+) * C2^+ \\ &= m * (V_P^+ - (m * V_P^+ + (1-m)*V_N^+)) * C2 \\ &= m * (1-m) * (V_P^+ - V_N^+) * C2^+ . \end{aligned}$$

The average charge taken from  $V_P^-$  will be:

$$\begin{aligned} & (1-m) * (V_P^- - V_{out}^-) * C2^- \\ &= (1-m) * (V_P^- - m*V_N^- - (1-m)*V_P^-) * C2^- \\ &= (1-m) * m * (V_P^- - V_N^-) * C2^- \end{aligned}$$

Thus the total charge taken from  $V_P$  (that is  $V_P^+$  and  $V_P^-$ ) is  $2*m*(1-m) * (V_P - V_N) * C2$ . This is just double the charge of the single-sided implementation, as might be surmised by the symmetries of the circuit. Again the function is parabolic, with a minimum of zero (for  $m=0$  or  $1$ ) and a maximum of  $0.5*(V_P-V_N)*C2$ .

To take an example, consider a case where  $V_P=+3V$ ,  $V_N = -3V$ , and  $C2 = 10pF$ . Assuming the circuit is clocked at  $10MHz$ , this will give rise to a current varying from zero to  $0.5 * (+3V - (-3V)) * 10pF * 10MHz = 300\mu A$  drawn from  $V_P$  and  $V_N$  depending on the low-frequency level of the output signal  $V_{out}$ . If the equivalent source impedance of the sources of  $V_P$  and  $V_N$  are  $1\text{ ohm}$  each, this will give a modulation of  $(V_P-V_N)$  of  $0.6mV_{pk-pk}$ , that is  $0.1\%$  of  $(V_P-V_N)$ . This will modulate the output signal by a similar amount (as with a multiplying DAC) and is a gross effect in a system aimed at typically  $-100dB$  ( $0.001\%$ ) THD.

There is therefore a need for charge-sharing, switched capacitor DAC circuits which exhibit reduced signal-dependent loading of reference sources.

According to a first aspect of the present invention there is therefore provided a switched capacitor digital-to-analogue converter (DAC) comprising an active circuit with a feedback element, the feedback element comprising a feedback capacitor, a

second capacitor and a switch to connect the second capacitor to one of first and second references to store charge on the second capacitor and to connect the second capacitor in parallel with the feedback capacitor to share said stored charge with the feedback capacitor; wherein the switch is further configured to connect the second capacitor to a substantially signal-independent reference prior to connection of the second capacitor to said one of said first and second references.

Connecting the second capacitor to a substantially signal-independent reference before connecting it to one of the first and second references allows signal-dependent charges to flow onto or off the second capacitor before the capacitor is recharged. In other words the charge on the second capacitor may be brought to a substantially signal-independent or predetermined state of charge prior to its connection to one of the first and second references, so that there is little or no signal-dependent loading of these references. Generally the first and second references will comprise reference voltage sources although other forms of reference, may also be employed; they may be derived from a single reference.

The signal-independent reference may comprise an additional reference voltage source or, in a differential DAC, may be derived by averaging voltages from the two mirrored halves of the differential circuitry. This may be accomplished in a relatively simple manner by providing means to connect second capacitors of the positive and negative voltage generating portions of the differential DAC. Where one end of the second capacitors is effectively at a virtual earth one or more switches may be provided to short the live or output ends of the second capacitors together to allow the charges on these to be shared, resulting in a substantially signal-independent average charge on both these second capacitors.

In such a differential DAC first and second active circuits may be used to generate first and second analogue output voltages of substantially equal magnitude but opposite polarity with respect to another voltage, typically ground. Either one or both outputs from such a differential DAC may be used in later processing.

The digital-to-analogue converter may include a third capacitor to provide multi-bit conversion and, in this case, the third capacitor may also be connected to the same or another substantially signal-independent reference. Advantageously, particularly in such a multi-bit DAC, the switching may be simplified by providing means to selectively connect the second capacitor to one of two drive lines and means to selectively connect each of these drive lines to either the first or the second reference or to a substantially signal-independent reference. This latter may be accomplished by shorting the drive lines together.

In a related aspect the invention provides a feedback element for a switched capacitor DAC comprising a feedback capacitor, a second capacitor, a switch; and a clock generator, and wherein the clock generator is configured to control the switch to connect the second capacitor to one of first and second references to store charge on the second capacitor and to connect the second capacitor in parallel with the feedback capacitor to share said stored charge with the feedback capacitor, and wherein the clock generator is further configured to connect the second capacitor to a substantially signal-independent reference prior to connection of the second capacitor to said one of said first and second references.

This feedback element may be employed as a gain control element in a digital-to-analogue converter as described above.

According to a further aspect there is provided a switched capacitor digital-to-analogue converter in which a switched capacitor is repetitively and selectively connected to a positive and to a negative reference voltage and to a charge storage capacitor to controllably share charge with the charge storage capacitor, the digital-to-analogue converter further comprising switch means for bringing the charge on the switched capacitor to a substantially predetermined state before said connection of the switched capacitor to a said reference voltage.

These and other aspects of the invention will now be further described, by way of example only, with reference to the accompanying figures in which:

Figure 1 shows a switched capacitor digital-to-analogue converter (DAC) according to the prior art;

Figure 2 shows a clocking scheme for the DAC of Figure 1;

Figure 3 shows a differential switched capacitor DAC according to the prior art;

Figure 4 shows a digital-to-analogue converter (DAC) with means to reduce signal-dependent reference source loading;

Figure 5 shows clock waveforms for the DAC of Figure 4;

Figure 6 shows a differential DAC with means for reducing signal-dependent reference source loading;

Figure 7 shows a second differential DAC with signal-dependent reference load reduction;

Figure 8 shows a multi-bit differential DAC with signal-dependent reference load reduction;

Figure 9 shows a second multi-bit differential DAC with signal-dependent reference load reduction;

Figure 10 shows a multi-bit differential DAC with a first alternative switching arrangement;

Figure 11 shows a multi-bit differential DAC with a second alternative switching arrangement.

Referring to Figure 4, this shows a digital-to-analogue converter (DAC) 400 which is a modification of the DAC 100 of Figure 1. Many elements of DAC 400 are similar to those of DAC 100 and are hence marked with like reference numerals. However switch

108 of Figure 1 has been replaced by a switch 402 with an additional connection 404 to a third dc level  $V_{mid3}$ . As the operation of the circuit of Figure 4 is slightly different to that of Figure 1 the output line  $V_{out}$  is given new reference numeral 406. Switches 110 and 402 may comprise, for example, FET or MOSFET switches, and are controlled by a clock generator 408, as described in more detail below. In later described DAC circuits the clock generator will not be shown in the figures, for simplicity.

Figure 5 shows clock waveforms 500, 502, 508 for the circuit of Figure 4. Clock waveforms  $\Phi_1$  500 and  $\Phi_2$  502 broadly correspond to clock waveforms  $\Phi_1$  200 and  $\Phi_2$  202 of Figure 2, and have corresponding charge 504 and dump 506 cycles. However an additional waveform  $\Phi_3$  508 provides a discharge cycle 510 prior to each charge cycle 504.

When  $\Phi_1$  500 is active (i.e. during a charge cycle 504) switch 110 connects switched capacitor C2 106 to  $V_{mid2}$  116 and switch 402 connects the other plate of C2 106 to either  $V_P$  112 or  $V_N$  114. When  $\Phi_2$  502 is active (i.e. during a dump cycle 506) switch 110 connects C2 106 to the inverting input of op amp 102 and switch 402 connects the other terminal of C2 106 to  $V_{out}$  line 406 and feedback capacitor  $C_f$  104. When  $\Phi_3$  508 is active (i.e. during a discharge cycle 510) switch 110 connects C2 106 to  $V_{mid2}$  116 and switch 402 connects the other plate of C2 106 to  $V_{mid3}$  404.

Thus, in operation, during  $\Phi_1$  500 C2 106 is charged to either  $V_P$  or  $V_N$ , as described above with reference to prior art DAC 100. Then in  $\Phi_2$  502 the charge on C2 106 is dumped to feedback capacitor  $C_f$  104, again as previously described. However there is now an additional discharge phase 510 as compared with the prior art, when  $\Phi_3$  508 is active. During this discharge phase C2 106 is discharged to  $V_{mid3}$  404. Generally, but not necessarily,  $V_{mid3}$  404 has the same voltage as  $V_{mid}$  118.

The effect of the additional discharge cycle 510 is to control the load on reference voltage sources supplying  $V_P$  and  $V_N$  so that the load shows a linear rather than quadratic dependence upon  $m$  and therefore up on  $V_{out}$  406. This can be seen by considering the average charge taken from, for example,  $V_P$ , which is given by  $m * (V_P$

-  $V_{mid3}$ ). Although this charge is still signal-dependent, the signal dependence is now linear rather than parabolic.

In practice additional components may be connected in series and/or in parallel with C2 106 and/or C<sub>f</sub> 104 and there will also be effects due to finite PCB track resistance, inductance and the like but, broadly speaking, the same analysis applies.

Referring now to Figure 6, this shows a differential DAC 600 comprising a symmetrical pair of single-ended DAC circuits 400a and 400b, each similar to DAC 400 of Figure 4. Differential DAC 600 broadly corresponds to the prior art DAC 300 described with reference to Figure 3 except that each of differential DAC circuits 400a, 400b is modified as described with reference to Figure 4. Thus DAC circuits 400a, b each have a corresponding  $V_{mid3}$  connection,  $V_{mid3}^+$  404a and  $V_{mid3}^-$  404b, both preferably at the same voltage, which preferably corresponds to the voltage at  $V_{mid}$  118. Similarly, as described with reference to Figure 4, switches 402a and 402b are configured to provide an additional discharge cycle as described with reference to Figure 5. Again, as described with reference to Figure 3, a common positive voltage reference source preferably provides both  $V_P^+$  112a and  $V_P^-$  112b and a common negative voltage reference source preferably provides both  $V_N^+$  114a and  $V_N^-$  114b.

Analysis of the operation of the differential DAC 600 of Figure 6 shows that this circuit is able to provide a substantial constant load to the positive and negative reference voltage sources on a clock cycle-by-cycle basis. In more detail, the charge taken from  $V_P^+$  is, from above:

$$Q^+ = m * (V_P^+ - V_{mid3}^+) * C2^+.$$

Similarly the charge taken from  $V_P^-$  is:

$$Q^- = (1-m) * (V_P^- - V_{mid3}^-) * C2^-.$$

The total charge from  $V_P^+$  and  $V_P^-$  is given by the sum of these expressions:

$$Q_{tot} = Q^+ + Q^- = (V_P - V_{mid3}) * C2.$$

It can be seen that this total charge is independent of  $m$ , that is the average charge taken from  $V_P$  is independent of  $m$ . In fact, in each individual cycle,  $V_P$  charges either  $C2^+$  or  $C2^-$  from  $V_{mid3}$  to  $V_P$ .

We should also consider the charge per cycle taken from  $V_{mid3}^+$  and  $V_{mid3}^-$ . For the circuit of Figure 6 as drawn, this will be equal to  $(V_{out}^+ - V_{mid3}^+) * C2^+$  and  $(V_{out}^- - V_{mid3}^-) * C2^-$  respectively. Thus the total charge taken from  $V_{mid3}$  will be:

$$\begin{aligned} Q3 &= (V_{out}^+ + V_{out}^- - 2 * V_{mid3}) * C2 \\ &= 2 * ((V_{out}^+ + V_{out}^-)/2 - V_{mid3}) * C2. \end{aligned}$$

But  $(V_{out}^+ + V_{out}^-)/2$  is equal to  $(V_P + V_N)/2$  (often equal to  $V_{mid}$ ) so  $Q3$  is constant (often substantially zero).

Similarly the charge taken from  $V_{mid2}^+$  and  $V_{mid2}^-$  can also be shown to be constant, often zero.

Note that parasitic voltage-dependent capacitances may also be present on each end of the capacitors, for example junction capacitances associated with MOS switches. These will not introduce any signal-dependence on the charge taken by  $V_{mid2}$ , since such capacitances will be charged only to the signal-independent voltages  $V_{mid2}$  or the virtual earth voltage  $V_{mid}$ .  $V_P$  and  $V_N$  charge any capacitances associated with the other plate from  $V_{mid3}$  to  $V_P$  or  $V_N$  each cycle: these voltages are again signal-independent, so again no signal-dependence of charge is introduced. However  $V_{mid3}$  charges nodes from the signal voltages  $V_{out}^+$  or  $V_{out}^-$  to  $V_{mid3}$ , so voltage dependence of any capacitances on these nodes will not usually cancel out, giving a signal dependent current to the voltage  $V_{mid3}$ . This effect is generally small, but for maximum performance,  $V_{mid3}$  may need to be buffered. Any such buffer can be simple, as offset and noise of this voltage is not important.

The circuit of Figure 7 is similar to the circuit of Figure 6, but nodes  $V_{mid3}^+$  404a and  $V_{mid3}^-$  404b are shorted together to form node 702, and this node is no longer driven by a voltage source. In Figure 7, just before the switches are closed the voltages on the output sides of  $C2^+$  and  $C2^-$  are symmetric about  $(V_P + V_N)/2$ . Thus when these are shorted  $C2^+$  and  $C2^-$  will share their charge and each will end up with a signal-

independent voltage of substantially  $(V_P + V_N)/2$ . In the next phase, therefore, by a similar argument to that above, the charge taken from  $V_P$  (or  $V_N$ ) will again be substantially independent of output voltage.

This circuit has the advantage of not requiring a third voltage reference source. However, the performance will be limited by any voltage-dependent capacitances associated with the switches to node 702. Sharing of charge with these capacitances in addition to  $C2^+$  and  $C2^-$  will cause some signal dependent modulation of the settled voltage on 702. However such parasitics are usually small with respect to  $C2^+$  and  $C2^-$ , so in practice at least an order of magnitude improvement is nevertheless achievable.

The single bit differential DAC 600 of Figure 6 may be extended for multi-bit operation as shown by differential DAC 800 of Figure 8. Again DAC 800 comprises two mirrored differential signal processing circuits 800a, 800b which correspond to circuits 400a and 400b of DAC 600. However each of circuits 800a and 800b includes an additional switched capacitor  $C3$  802a, b and two additional switches 804a, b and 806a, b, corresponding to switches 402a, b and 110a, b of Figure 6. Capacitors  $C3$  802a, b may but need not be binary weighted, that is a factor of two larger or smaller than capacitors 106a, b.

Although Figure 8 shows just two additional capacitors for each circuit 800a, b for simplicity in practice a plurality of additional capacitors may be provided for each differential signal processing circuit portion. Thus, in effect, the switched capacitors  $C2$  of Figure 6 may be replaced by an array of capacitors. The capacitors in such arrays may or may not be binary weighted. In one embodiment the LSB capacitors are binary weighted, but the MSB capacitors are equally weighted, and used in a random manner to decrease the effects of mismatch. Suitable methods for deriving the necessary multi-bit delta-sigma digital control waveforms, to define the cycle-by-cycle connections to  $V_P$  or  $V_N$  of each capacitor in these arrays, are well known to those skilled in the art.

The operation of DAC 800 of Figure 8 corresponds to that of DAC 600. Thus in each cycle  $V_P$ , say, charges either  $C2^+$  106a or  $C2^-$  106b and either  $C3^+$  802a or  $C3^-$  802b. If



these capacitors are pre charged to  $V_{mid3}$  404a, b the charge taken from  $V_P$  is  $(C2+C3) * (V_P - V_{mid3})$  irrespective of the output signal level  $V_{out}$  406a, b or the capacitor choice.

Figure 9 shows a DAC 900 comprising a modification of DAC 800 in which  $V_{mid3}$  connections 404a, b are replaced by a link 902. This modification corresponds to the above-described modification made to DAC 600 of Figure 6 shown in Figure 7. In DAC 900 the charge drawn from the  $V_P$  reference each cycle is given by  $(C2 + C3) * \{(V_P - (V_P+V_N)/2)\}$ , which is again independent of output signal level.

The DAC circuits shown in Figures 6 to 9 conceptually require an additional pole for the switches 402a, b and 804a, b associated with each switched capacitor. Alternative switching arrangements are shown in Figures 10 and 11. These alternative arrangements are particularly advantageous for multi-bit differential DAC circuits of the type shown in Figures 8 and 9.

Referring first to Figure 10, this shows a DAC 1000 which is best understood as a modification to DAC 800 of Figure 8. In DAC 1000 the positive and negative differential signal processing circuits 1000a and 1000b broadly correspond to circuit portions 800a and 800b of Figure 8 except that, conceptually, the switches 1002a, b and 1004a, b have three rather than four poles. Furthermore, the poles, which in DAC 800 were connected to  $V_P^+$  112a and  $V_P^-$  112b and  $V_N^+$  114a and  $V_N^-$  114b, are now connected to common drive lines 1006 and 1008 respectively (and thus may be denoted  $V_P$  and  $V_N$  respectively). Two additional switches 1010 and 1012 are provided, switch 1010 connecting line 1008 either to  $V_N^-$  114b or  $V_{mid3}$  404 and switch 1012 connecting line 1006 either  $V_P^-$  112b or to  $V_{mid3}$  404.

Thus the switches that were previously connected directly to  $V_P$  and  $V_N$  are now connected via further switches. In the discharge phase these nodes are switched to  $V_{mid3}$  404 and then, in the charging phase, they are connected to  $V_P$  or  $V_N$ . In this way only three extra switches are required for the whole array. Since  $V_P$  and  $V_N$  are now connected to C2 106 (and, where appropriate, C3 802) by two series switches, in some circumstances each of these switches may need to be larger (that is, they may need to

provide a lower on-resistance) to achieve a low enough RC time constant for adequate settling in high-speed converters.

Note that  $C2^+$ , for example, may be discharged to  $V_{mid3}$  either via node 1006 or node 1008. Since this discharge phase is immediately prior to the charging phase, when node 1006 is connected to  $V_P$  and node 1008 is connected to  $V_N$ , the natural choice would be to connect  $C2^+$  to 1006 in the discharge phase if it is to be next charged to  $V_P$ , or to 1008 if it is to be next charged to  $V_N$ , to avoid unnecessary activity of switch 1002a. This constraint is not necessary, and there may be reasons in particular cases to follow different schemes, for example charging  $C2^+$  and  $C2^-$  to 1006 and  $C3^+$  and  $C3^-$  to 1008.

The second alternative switching arrangement, shown in Figure 11, is similar to that of Figure 10. However, like DAC 900 of Figure 9, the circuit is configured to connect together output ends of capacitors C2 106a, b and C3 802a, b rather than to connect the output ends of these capacitors to  $V_{mid3}$  404. Thus DAC 1100 of Figure 11 employs three single pole switches 1102, 1104 and 1106 rather than the two-pole switches 1010 and 1012 of DAC 1000. By opening switches 1102 and 1104 and closing switch 1106 output ends of capacitors C2 106a, b and C3 802a, b are shorted together in a corresponding manner to that described above with reference to Figure 9. Thus, in effect, the arrangement of Figure 11 could be considered to leave  $V_{mid3}$  404 floating, that is not connected. The same functionality can be achieved by leaving the  $V_{mid3}$  connection 404 of the DAC 1000 of Figure 10 floating, with only the topological difference that the  $V_{mid3}$  connections of switches 1010 and 1012 are replaced by the single switch 1106.

As discussed above, there is some freedom of choice as to which capacitors to connect to nodes 1006 and 1008. Note that if the second scheme above is followed, say, with  $C2^+$  and  $C2^-$  discharged to 1006 and  $C3^+$  and  $C3^-$  discharged to 1008, the net signal charge on each of  $C2^+$  and  $C2^-$  will cancel out to give a signal-independent voltage of  $(V_P+V_N)/2$  on 1006. Similarly  $C3^+$  and  $C3^-$  will share charge to give the same voltage on 1008. This is true even in the absence of switch 1106. However, in general, this cycle-by-cycle balancing will not occur ( $C2^+$  will generally be switched to the opposite node to  $C2^-$ , and C2 will not be equal to C3), so switch 1106 is preferable.

The skilled person will recognise that many variations of the above-described circuits are possible. For example the two series switches shown (introduced) in Figure 11 could be split into respective switches for positive and negative-side capacitors, or split further within the multiple capacitors on each side. Such series switches could also be used even with a single-bit converter. Such schemes may have advantages in some instances in the physical layout of the DAC circuits.

Similarly the above-described differential DAC circuits are illustrated using a pair of operational amplifiers 102a, b but the skilled person will recognise that this pair of operational amplifiers may be replaced by a single differential-input, differential-output amplifier.

Although the DAC circuits have been described in the general context of delta-sigma digital control techniques, applications of the circuits are not limited to schemes in which the switching control waveforms are generated by such techniques. For example other digital filter-derived techniques or PWM (pulse width modulation) could be employed or appropriate pulse trains could be retrieved from storage, for example for digital voice or other synthesis.

The skilled person will further recognise that the above-described DAC circuits may be incorporated into other systems. For example one or more of the above-described DAC circuits may be incorporated within a switched-capacitor delta-sigma analogue-to-digital converter, in one or more feedback elements. For example, the skilled person will understand that a delta-sigma analogue-to-digital converter may be constructed by adding, for example, an integrator and a digital filter to one of the above DAC circuits.

No doubt many other effective alternatives will occur to the skilled person and it would be understood that the invention is not limited to the described embodiments and encompasses modifications apparent to those skilled in the art lying within the spirit and scope of the claims appended hereto.

**CLAIMS:**

1. A switched capacitor digital-to-analogue converter (DAC) comprising an active circuit with a feedback element, the feedback element comprising a feedback capacitor, a second capacitor and a switch to connect the second capacitor to one of first and second references to store charge on the second capacitor and to connect the second capacitor in parallel with the feedback capacitor to share said stored charge with the feedback capacitor; wherein the switch is further configured to connect the second capacitor to a substantially signal-independent reference prior to connection of the second capacitor to said one of said first and second references.
2. A switched capacitor DAC as claimed in claim 1 wherein said first and second references comprise respective positive and negative reference voltage sources.
3. A switched capacitor DAC as claimed in claim 1 or 2 comprising a pair of first and second said active circuits with respective first and second said feedback elements to provide a differential analogue output.
4. A switched capacitor DAC as claimed in claim 1, 2 or 3 wherein said substantially signal-independent reference comprises a third reference voltage source.
5. A switched capacitor DAC as claimed in claim 3 wherein the switches of said respective first and second feedback elements are configured to connect together said second capacitors of said first and second feedback elements to share the charge on said second capacitors to provide said substantially signal-independent reference.
6. A switched capacitor DAC as claimed in any preceding claim wherein a said feedback element further comprises a third capacitor and a second switch to connect the third capacitor to one of said first and second references to store charge on the third capacitor and to connect the third capacitor in parallel with the feedback capacitor to share said stored charge with the feedback capacitor, and wherein the second switch is further configured to connect the third capacitor to a or the substantially signal-

independent reference prior to connection of the third capacitor to said one of said first and second references.

7. A switched capacitor DAC as claimed in claim 6 when dependent upon claim 5 wherein the second switches of said respective first and second feedback elements are configured to connect together said third capacitors of said first and second feedback elements to share the charge on said third capacitors.

8. A switched capacitor DAC as claimed in claim 1, 2 or 3 wherein a said feedback element switch includes a first switch to selectively connect the second capacitor to one of a first and a second drive line and a second switch to connect each said drive line to one of said first and second references.

9. A switched capacitor DAC as claimed in claim 8 wherein said second switch is configured to selectively connect each said drive line to one of said first and second references and to a said substantially signal-independent reference.

10. A switched capacitor DAC as claimed in claim 8 further comprising a third switch to connect said first and second drive lines.

11. A feedback element for a switched capacitor DAC comprising:

a feedback capacitor;

a second capacitor;

a switch; and

a clock generator; and

wherein the clock generator is configured to control the switch to connect the second capacitor to one of first and second references to store charge on the second capacitor and to connect the second capacitor in parallel with the feedback capacitor to share said stored charge with the feedback capacitor, and wherein the clock generator is further configured to connect the second capacitor to a substantially signal-independent reference prior to connection of the second capacitor to said one of said first and second references.

12. A digital-to-analogue converter comprising a digitally controllable output control element including a feedback element as claimed in claim 11.
13. A digital-to-analogue converter as claimed in claim 12 having a differential voltage output, and wherein said substantially signal-independent reference is generated by averaging substantially symmetric positive and negative signals derived from substantially functionally symmetric differential signal processing circuit portions of said digital-to-analogue converter.
14. A switched capacitor digital-to-analogue converter in which a switched capacitor is repetitively and selectively connected to a positive and to a negative reference voltage and to a charge storage capacitor to controllably share charge with the charge storage capacitor, the digital-to-analogue converter further comprising switch means for bringing the charge on the switched capacitor to a substantially predetermined state before said connection of the switched capacitor to a said reference voltage.
15. A switched capacitor digital-to-analogue converter as claimed in claim 14 wherein said switch means is configured to connect a pair of said switched capacitors in differential signal processing circuit portions of said digital-to-analogue converter.
16. An analogue-to-digital converter incorporating the digital-to-analogue converter or feedback element of any preceding claim.



Application No: GB 0211238.1  
Claims searched: 1-16

Examiner: Mark Edwards  
Date of search: 14 January 2003

## Patents Act 1977 : Search Report under Section 17

### Documents considered to be relevant:

Category	Relevant to claims	Identity of document and passage or figure of particular relevance
A		US 4468654 A (KAPRAL)
A		US 5467089 A (DRAXELMAYR)

### Categories

X	Document indicating lack of novelty or inventive step	A	Document indicating technological background and/or state of the art
Y	Document indicating lack of inventive step if combined with one or more other documents of same category	P	Document published on or after the declared priority date but before the filing date of this invention
&	Member of the same patent family	E	Patent document published on or after, but with priority date earlier than, the filing date of this application

### Field of Search:

Search of GB, EP, WO & US patent documents classified in the following areas of the UKC<sup>v</sup>.

H3H

Worldwide search of patent documents classified in the following areas of the IPC<sup>7</sup>.

H03M

The following online and other databases have been used in the preparation of this search report:

WPI, JPIO, EPODOC